This website requires JavaScript.
Explore
Help
Register
Sign In
admin
/
1Cat-vLLM
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
b87575d24b752ee2afffaec00bfb244570d5c95a
1Cat-vLLM
/
tests
/
kernels
/
core
T
History
Jee Jee Li
ecd1ea1363
[Kernel] Porting the TRTLLM minimax_allreduce_rms kernels (
#37045
)
...
Signed-off-by: Jee Jee Li <
pandaleefree@gmail.com
>
2026-04-11 00:20:20 +08:00
..
test_activation.py
…
test_apply_rotary_emb.py
…
test_fused_qk_norm_rope.py
…
test_fused_quant_layernorm.py
Add platform manual_seed_all API (
#38468
)
2026-04-10 13:43:50 +08:00
test_fused_rms_norm_gated.py
…
test_fused_silu_mul_block_quant.py
[ROCm] Enable fused_silu_mul_block_quant on ROCm (
#38817
)
2026-04-08 11:23:32 -05:00
test_layernorm.py
[vLLM IR] rework gemma_rms_norm (
#39014
)
2026-04-07 01:37:00 -07:00
test_minimax_reduce_rms.py
[Kernel] Porting the TRTLLM minimax_allreduce_rms kernels (
#37045
)
2026-04-11 00:20:20 +08:00
test_mrope.py
…
test_opcheck.py
…
test_permute_cols.py
…
test_pos_encoding.py
…
test_rotary_embedding_mla_cache_fused.py
…
test_rotary_embedding.py
…
test_uva.py
…
test_vit_bilinear_pos_embed.py
…